[1]
Semal Sekhar Mummana et al. 2025. A Novel Architecture for a High-Speed Multiply and Accumulate Circuit Using a Three-Operand Binary Adder. INTERNATIONAL JOURNAL OF MANAGEMENT RESEARCH AND REVIEW. 15, 2 (Jun. 2025), 427–434.