Mr. D. Veeranna, Dr. K. Amit Bindaj, Dr. A. Venkateswarlu, N. Srinivas Rao, Mrs. K. Yojana. Design and Implementation of CVNS Based Low Power 64-Bit Adder. ijmrr. 2022;12(3):1-8. Accessed September 17, 2026. https://ijmrr.com/index.php/ijmrr/article/view/416