Semal Sekhar Mummana, T. Pattalu Naidu, and K. Sandhya, K. Sai Srinivasu, T. Ramya, R. Anusha, “A Novel Architecture for a High-Speed Multiply and Accumulate Circuit Using a Three-Operand Binary Adder”, ijmrr, vol. 15, no. 2, pp. 427–434, Jun. 2025, Accessed: Sep. 16, 2026. [Online]. Available: https://ijmrr.com/index.php/ijmrr/article/view/762