Semal Sekhar Mummana, et al. “A Novel Architecture for a High-Speed Multiply and Accumulate Circuit Using a Three-Operand Binary Adder”. INTERNATIONAL JOURNAL OF MANAGEMENT RESEARCH AND REVIEW, vol. 15, no. 2, June 2025, pp. 427-34, https://ijmrr.com/index.php/ijmrr/article/view/762.