Semal Sekhar Mummana, T. Pattalu Naidu, and K. Sandhya, K. Sai Srinivasu, T. Ramya, R. Anusha. “A Novel Architecture for a High-Speed Multiply and Accumulate Circuit Using a Three-Operand Binary Adder”. INTERNATIONAL JOURNAL OF MANAGEMENT RESEARCH AND REVIEW 15, no. 2 (June 27, 2025): 427–434. Accessed September 16, 2026. https://ijmrr.com/index.php/ijmrr/article/view/762.